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Abstract—Polar codes attract more and more attention of
researchers in recent years, since its capacity achieving property.
However, their error-correction performance under successive
cancellation (SC) decoding is inferior to other modern channel
codes at short or moderate blocklengths. SC-Flip (SCF) decoding
algorithm shows higher performance than SC decoding by iden-
tifying possibly erroneous decisions made in initial SC decoding
and flipping them in the sequential decoding attempts. However,
it performs not well when there are more than one erroneous
decisions in a codeword. In this paper, we propose a path metric
aided bit-flipping decoding algorithm to identify and correct
more errors efficiently. In this algorithm, the bit-flipping list is
generated based on both log likelihood ratio (LLR) based path
metric and bit-flipping metric. The path metric is used to verify
the effectiveness of bit-flipping. In order to reduce the decoding
latency and computational complexity, its corresponding pipeline
architecture is designed. By applying these decoding algorithm
and pipeline architecture, an improvement on error-correction
performance can be got up to 0.25dB compared with SCF
decoding at frame error rate of 10−4, with low average decoding
latency.
Index Terms—successive cancellation flip, path metric, bit-
flipping metric, pipeline architecture, polar codes.
I. INTRODUCTION
Polar codes [1] are the first channel codes proven to achieve
the capacity of various communication channels and have been
selected for the control channel in the 5G enhanced Mobile
BroadBand (eMBB) scenario [2]. However, for short to mod-
erate blocklengths, the performance of successive cancellation
(SC) decoding is worse than that of Turbo codes or low-density
parity-check (LDPC) codes. To overcome this limitation, SC
list (SCL) decoding [3] was introduced to improve the perfor-
mance at the cost of increased computational complexity and
decoding latency.
In recent researches, the successive cancellation flip (SCF)
decoding proposed in [4] was shown to be capable of providing
error-correction performance close to that of SCL decoding
with a small list size, while keeping the computational com-
plexity close to that of SC. The idea of SCF decoder is to allow
multiple subsequent decoding attempts to opportunistically
correct the erroneous decision made in initial SC decoding
by flipping the most unreliable bit. Modifications to SCF
decoding are proposed in [5-7] to reduce the decoding latency
and implementation complexity. However, these decoding
methods focus on correcting the first error and can not identify
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more than one erroneous decisions, which limits their error-
correction performance.
In order to enhance the performance of SCF decoding,
several improvements have been proposed to correct more
erroneous decisions [8-12]. In [8], they subdivide the code-
word into several partitions, on which SCF is run individually.
However, by adopting their method to correct more errors, the
erroneous bits need to distribute just in different partitions
evenly, which limits its correcting capability. In [9], they
investigate the distribution of the first erroneous bit and restrict
the search scope of flipping bits to a subset of information bits.
By iteratively modifying the subset, their method can identify
multiple incorrect bits. However, the reason of erroneous
decisions is not only due to the transmitting capability of the
subchannel itself, but also the condition of current channel
noise. So we can not determine the positions of flipping bits
by only considering the codeword itself.
The dynamic SCF (DSCF) decoding algorithm proposed in
[12] shows a promising way to identify multiple erroneous
decisions, while their method is not efficient to correct them.
Different from their work, in our method, we generate the
bit-flipping list based on both path metric and bit-flipping
metric. The path metric of each decoding attempt can be
used as a feedback to verify the effectiveness of bit-flipping
attempt. Basing on effective bit-flipping attempt, we could
identify multiple erroneous decisions step by step. In order to
reduce the decoding latency and implementation complexity,
a pipeline decoding architecture is designed.
The remainder of this work is organized as follows: in
Section II, an overview of polar codes, SCF decoding, and
DSCF decoding is presented. In Section III, the proposed
decoding algorithm and its corresponding pipeline architecture
are detailed. Section IV reports the simulation results, and then
conclusions are drawn in Section V.
II. PRELIMINARY
A. Polar Codes
Polar codes characterized by (N,K, I) can achieve channel
capacity via the phenomenon of channel polarization [1]. The
channel polarization theorem states that, as the blocklength
N goes to infinity, a polarized subchannel becomes either a
noiseless channel or a pure noise channel. By transmitting
information bits over the reliable subchannels and transmitting
frozen bits which are known by both transmitter and receiver
over the unreliable subchannels, polar codes can achieve
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the channel capacity. Hence, constructing a polar code is
equivalent to find the K most reliable subchannels over which
the information bits are transmitted, with a set I indicating
the locations of these subchannels. Many construction methods
have been proposed to calculate the reliability of subchannels.
In our work, we use the Gaussian approximation (GA) based
density evolution method proposed in [13], since it is popular
in the construction of polar codes for its good tradeoff between
the complexity and performance.
The encoding process of a polar code can be represented
with a matrix multiplication like:
x = uGN , where GN = B
[
1 0
1 1
]⊗n
(1)
The vector u hold the information bits denotes the source
codeword to be encoded, vector x denotes the encoded code-
word and GN is the generator matrix, while ⊗ denotes the
Kronecker product, B is a bit-reversal permutation matrix.
As for the decoding, we denote by y the data received from
the channel and use them as the decoder inputs. The decoder’s
output is denoted by uˆN1 , where uˆi is the estimate of the bit
ui by hard decision. This hard decision is made according to
the log likelihood ratio (LLR) Li = log(
Pr(y,uˆi−11 )|ui=0
Pr(y,uˆi−11 )|ui=1
) by
using the hard decision function h:
uˆi = h(Li) =
{
ui if i /∈ I
1−sign(Li)
2 if i ∈ I
(2)
where sign(Li) = ±1. At the same time, the LLRs at different
calculation stage l are computed iteratively by follows:
Ll,i =
{
f(Ll+1,i;Ll+1,i+2l) if i2l is even
g(sˆl,i−2l ;Ll+1,i−2l ;Ll+1,i) otherwise
(3)
where sˆ denotes the partial sum of uˆi−11 . And in the LLR
domain, the function f and g perform the following calculation
for given inputs LLRs La and Lb:
f(La, Lb) = log(
eLa+Lb + 1
eLa + eLb
) (4)
g(La, Lb, us) = (−1)usLa + Lb (5)
B. Successive Cancellation Flip Decoding
The SCF decoding is a slightly-modified SC decoding algo-
rithm, characterized by a number of extra decoding attempts,
where several unreliable bits are flipped from its initial SC
decoding. The decoding procedure of SCF is that, after the
first SC decoding pass, the concatenated cyclic redundancy
check (CRC) is verified. In case it matches, the decoding
procedure stops and the estimated uˆN1 is output. Otherwise,
a list of positions of the least reliable estimated bits is built
and then another SC decoding pass is launched. In this pass,
once the location of the information bit that corresponds to the
least reliable bit is reached, that estimated bit is flipped before
subsequent SC decoding. Once an SC decoding pass has
finished, the CRC is verified again. This procedure is repeated
until the CRC pass or a predetermined maximum number T of
decoding attempts is reached. However, since the concatenated
CRC could not indicate the number of erroneous decisions and
their positions, the performance of SCF decoding is limited by
a hypothetical decoder, called SC-oracle decoder [4], which
can accurately avoid all first wrong decisions.
C. Dynamic SCF Decoding
The DSCF decoding aimed to correct multiple erroneous
bits was proposed in [12]. This decoding method is charac-
terized by a bit-flipping list Lflip, which updates after every
decoding attempt. It contains T bit-flipping sets {E1, · · · , Eω}
with the highest probability to correct the trajectory of the SC
decoding. The ω denotes the maximum number of bits that can
be corrected by this list. They name it the noise order, which
indicates the correcting capability of the bit-flipping list. By
adopting this definition, the order of SCF decoding is order-1.
The DSCF decoding algorithm builds the bit-flipping list
by using a new bit-flipping metric Mα [11], which takes into
account the serial nature of the SC decoder. This metric has
a much higher probability to find the first error that occurred
during the sequential decoding process than the absolute value
of LLRs. The method of calculating the probability of a flip set
Eω with ω flipping bits to correct the trajectory of SC is close
to that used to calculate P (Ci) = P (uˆi 6= ui|uˆi−11 = ui−11 )
in [13]. By using this method, the probability P (Eω) can be
computed by the following expression:
P (Eω) =
∏
j∈Eω
pe(uˆ[Eω−1]j) ·
∏
j<iω
j∈I\Eω
(1− pe(uˆ[Eω−1]j))
(6)
However, since the computation of pe(uˆ[Eω−1]j) is a hard
task, it can be approximately replaced by qe(uˆ[Eω−1]j) =
1
/
(1 + exp(|L[Eω−1]j |)). By this way, they defined their bit-
flipping metric as:
Mα(Eω) =
∏
j∈Eω
(
1
1 + exp(α|L[Eω−1]j |)
)
·
∏
j<iω
j∈I\Eω
(
1
1 + exp(−α|L[Eω−1]j |)
)
(7)
Specially for the initial SC decoding pass, the Mα(i) of each
information bit can be calculated as:
Mα(i) =
1
1 + exp(α|Li|) ·
∏
j<i
j∈I
(
1
1 + exp(−α|Lj |)
)
(8)
The difference of procedure between SCF decoding and
DSCF decoding lies in the updating of the bit-flipping list. For
DSCF decoding, after each decoding attempt, new flipping bit
would be added to the current flip set and its corresponding
Mα would be computed. If the Mα is greater than the least
one in the list, the bit-flipping set will be inserted to the list.
III. IMPROVED SUCCESSIVE CANCELLATION FLIP
DECODING
In this section, we propose a path metric aided bit-flipping
decoding to improve the performance of SCF decoder to
correct multiple erroneous decisions. And its corresponding
pipeline architecture is designed to reduce decoding latency.
A. Path Metric Aided SCF Decoding Algorithm
In comparison of different bit-flipping decoding algorithms
proposed in current researches, we find that for many wrong
estimated codewords the first error is always in the initial bit-
flipping list. However, the correct codeword can not be got at
the last since that there are more than one errors caused by
channel noise in a codeword or that the decoding algorithm
can not find out all of the errors in the limited attempts. Based
on this view, we make simulations to evaluate the correct ratio
when the first error bit is in the initial bit-flipping list built by
using the bit-flipping metric proposed in [12].
From Fig.1, we can observe that the correct ratio is unsat-
isfactory at low Eb/N0 regime and that the performance of
DSCF decoding is dependent on its ranking in the initial bit-
flipping list. This means that the bit-flipping set at the top
of the list has more probability to try more than one bit-
flipping positions in the limited decoding attempts. When the
bit-flipping set containing the accurate bit-flipping bits lies at
the bottom of the list, it may be taken out of the list in the
subsequent list updating or could not get enough attempts to
find all of the errors before reach the predetermined T .
In the above simulations, we also found that if the first
error position is in the initial bit-flipping list, its corresponding
codeword almost has the smallest LLR-based path metric [14].
As shown in Fig.1, the set containing the accurate bit-flipping
bit ranks top in the list sorted by LLR-based path metric.
Hence, we introduce the LLR-based path metric as a feedback
to the bit-flipping list generating.
The procedure of our Path Metric Aided SCF (PMA-SCF)
decoding algorithm is that: after the first SC-decoding pass,
the initial bit-flipping list is built based on the bit-flipping Mα
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Fig. 1. The correct ratio of DSCF when the first error bit is in the bit-flipping
list and the average rank of the first error bit in the bit-flipping list.
value, and then the bit-flipping sets will be attempted one by
one until the CRC matches or all bit-flipping sets have been
attempted. During these decoding attempts, the LLR-based
path metric of each attempt will be calculated, while a new bit-
flipping list with order-2 will be built with its corresponding
former bit-flipping set. This list will be sorted first by the
path metric and then by the Mα value. That is to say, whether
it has the priority to be a start point for correcting multiple
errors is determined by the path metric, while whether a bit
should be added to the bit-flipping set is determined by the
Mα value. Then new decoding attempt launches according to
this new list. The detail of this decoding algorithm is described
in Algorithm.1, 2 and 3.
Algorithm 1 Path Metric Aided SCF Decoding Algorithm
1: procedure PMA-SCF(yN1 , T, I)
2: (uˆN1 , L(y
N
1 , uˆ
i−1
1 |ui), PMinit)← SC(yN1 , I,∅)
3: if T > 1 and CRC(uˆN1 ) = failure then
4: (Linit,Minit)← Init(Li∈I(yN1 , uˆi−11 |ui), T )
5: (L,M,P)← (Linit,Minit, PMinit)
6: while L 6= ∅ do
7: (L,M,P)←BitFlip Decode(yN1 , I,L,M,P)
8: end while
9: else return uˆN1
10: end if
11: end procedure
Algorithm 2 Bit-flipping Decoding
1: procedure BITFLIP DECODE(yN1 , I,L,M,P)
2: T ←size of(L)
3: for j ← 1 to T do
4: (uˆN1 , {L[Ej ]i}, PMj)← SC(yN1 , I, Ej ∈ L)
5: if CRC(uˆN1 ) = success then return uˆN1
6: else
7: if PMj > Pm then (Lj ,Mj)← ∅
8: else(Lj ,Mj)← Gen({L[Ej ]i}, Ej ,Mleast)
9: end if
10: end if
11: end for
12: (L,M)← Sort(LT1 ,MT1 , PMT1 )
13: return (L,M, PMT1 )
14: end procedure
Algorithm 3 Generate the bit-flipping list
1: procedure GEN({L[Ej ]i}i∈I , Ej ,Mleast)
2: for i = last(Ej) + 1, . . . , N and i ∈ I do
3: E = Ej ∪ {i};m =Mα(E)
4: if m >Mleast then Insert list(L,M, E ,m)
5: end if
6: end for
7: return (L,M)
8: end procedure
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Fig. 2. The pipeline architecture of our proposed decoding algorithm with four parallel bit-flipping decoding attempts.
In Algorithm.2, Pm denotes the path metric of the decoding
pass, whose bit-flipping set current decoding attempt extends.
The function Sort firstly sorts the Lj by its PMj , and then
sorts the bit-flipping set E in list Lj by its Mα(E). All these
sorted Lj constitute the new bit-flipping list L.
B. Pipeline Architecture for Bit-flipping Decoding
By using the path metric as the feedback, it is inevitable
to increase the decoding latency if we still use the decoding
architecture of SC. In order to reduce the decoding latency,
we design a pipeline architecture to realize parallel decoding
of different attempts. Different from the parallel architecture
adopted by SCL decoder, our pipeline architecture does not
need too many processing elements to calculate the LLR data
of different decoding attempts at the same time, since there is
no data dependency between different attempts. As a result,
the usage ratio of processing elements in our pipeline is much
higher than that of SCL decoder.
The pipeline decoding is realized by splitting the command
stream from its corresponding data. Since the different de-
coding attempts have the same decoding schedule, we can
use only one set of command with several pointers to realize
the control of different decoding attempts. As shown in Fig.2,
there are four pointers indicating the current decoding stage
of its corresponding decoding attempt. Each command in the
command stream contains the decoding stage information and
the type of decoding function (f or g).
According to the pointers, the commands are fetched to
the command FIFO, while the corresponding data of different
attempts are fetched to the data FIFO. Then the processing
elements controlled by the current commands work to process
the data in the data FIFO. Each processing element could
execute the f or g calculation and hard decision function
h according to the stage and function type. Since the data
buffered in data FIFO may not be processed completely in
one cycle of calculation, the remaining data will stay in the
FIFO. Meanwhile, new data will be pushed into the FIFO
when the data of former command have been processed, which
will lead to a high peak-to-average ratio of the usage of data
FIFO. In order to reduce the size and peak-to-average ratio of
data FIFO, launch intervals are arranged among the sequential
decoding attempts to avoid data with large scale to be pushed
into data FIFO at the same time.
The calculation results of the processing elements are sent
to corresponding internal LLR memory, while the hard de-
cision results are sent to the path memory. Based on the
hard decisions, the partial sums are calculated. Then they
are fetched to the partial sum FIFO. An insertion sorter is
adopted to calculate and sort the bit-flipping metric of each bit.
Meanwhile, the path metrics and the CRC check are computed
based on the hard decisions on-the-fly. Based on the bit-flip
metrics and path metrics, the flip list is generated.
Besides, by applying the latency saving technique proposed
in [15], the decoding latency can be farther reduced, since
the different decoding attempts have the same start point in
the decoding command stream. Due to page limitations, the
trade-off among decoding latency, usage ratio of processing
elements and memory requirements are omitted here. A more
detailed presentation about this architecture will be given in
the full version of this paper.
IV. SIMULATION RESULTS
In this section, the frame error rate (FER) performance
and the decoding latency of the proposed PMA-SCF de-
coding algorithm are evaluated via Monte-Carlo simulations.
We make simulations based on the AFF3CT [16] software,
which is extended with our designed decoding algorithm.
Specially, the transmissions are run on binary phase-shift
keying (BPSK) modulation and additive white Gaussian noise
(AWGN) channel. All polar codes are constructed target-
ing an Eb/N0 of 3.0dB. And all CRC-aided polar codes
are concatenated with a 16-CRC with generator polynomial
g(D) = D16+D12+D5+1. In this regard, the coding rate
of these polar codes is R = (K + 16)/N .
In Fig.3, we compare the performance of PMA-SCF decoder
for polar codes with different blocklength and rate. One can
observe that the polar codes with low code rate have much bet-
ter performance than that with high code rate, specially at the
low Eb/N0 regime. The performance gap between different
code rate narrows at the high Eb/N0 regime, which demon-
strates the effectiveness of the proposed decoding algorithm
to correct erroneous decisions. However, the performance gap
between the R = 1/2 curve and the R = 2/3 curve does not
narrow much, since there are too many erroneous bits in a
codeword of code rate R = 2/3, which beyond the correction
capability of PMA-SCF decoder. Besides, the error-correction
performance increases as the blocklength increases. It can be
also observed that the gaps between different blocklengths
narrow quickly at high Eb/N0 regime, since more wrong
estimated codewords can be corrected by PMA-SCF decoding.
Fig.4 depicts the FER performance of our proposed de-
coding algorithm for polar code PC(1024-528) against other
bit-flipping decoding algorithms, where PSCF-P2 denotes the
partitioned SCF decoding [8] with divided partition P=2. In
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Fig. 3. FER performance comparison of our proposed decoding algorithm for
polar codes of length N ∈ {256, 512, 1024} and R ∈ {1/6, 1/3, 1/2, 2/3},
with predetermined maximum attempts T = 10.
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Fig. 4. FER performance of our proposed decoding algorithm for polar code
PC(1024-512), compared with other bit-flipping methods and oracle-assisted
SC-oracle decoder with order 1 (SCO-O1).
order to keep the same code rate, the concatenated CRC code
for PSCF-P2 is 8-CRC, while 4-CRC for PSCF-P4. In Fig.4,
all incarnations of SCF decoding have the same predetermined
maximum attempts T = 10. The FER performance of oracle-
assisted SC-oracle decoder (SCO-O1) and SC decoder are
used as the baseline for comparison, where SCO-Ok means
that it can always correct the first k erroneous decisions
met by SC decoder, but no more errors can be corrected.
It can be observed that our PMA-SCF decoding algorithm
performs slightly better than SCO-O1 decoder in almost all
cases, since its ability to correct higher-order errors. However,
the performance gap between PMA-SCF and SCO-O1 curves
narrows at high Eb/N0 regime and SCO-O1 outperforms
PMA-SCF at Eb/N0 = 3.5dB. This is due to the fact that the
number of multiple errors in one codeword decreases as the
Eb/N0 increases and PMA-SCF could not accurately identify
all first errors. Besides, one can observe that our proposed
decoding algorithm outperforms the SCF decoding 0.25dB at
FER of 10−4 with the same T value and performs better than
DSCF decoding at all Eb/N0 conditions.
In order to evaluate the performance of PMA-SCF decoder
with different predetermined maximum attempts T , they are
compared with CRC-aided SCL decoding algorithm with list
size L ∈ {2, 4, 8} and 16-CRC for PC(1024-528). As shown
in Fig.5, the FER performance of oracle-assisted SC-oracle
decoder with order 1 (SCO-O1) and order 2 (SCO-O2) are
used as the baseline for comparison. One can observe that
the FER performance of PMA-SCF decoding algorithm with
different predetermined maximum attempts are all between
the SCO-O1 and SCO-2 curves, while only the CRC aided
SCL decoding with list size L = 2 (CA-SCL-L2) is worse
than SCO-O1 and the CA-SCL-L8 is better than SCO-O2.
The performance of PMA-SCF decoding with T = 20 is
similar to that of CA-SCL-L4 at almost all cases. Considering
their decoding latency shown in Fig.6 and implementation
complexity, the PMA-SCF decoding is more efficient than CA-
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Fig. 5. FER performance of PMA-SCF decoding algorithm with different
predetermined maximum attempts T ∈ {10, 20, 50} for PC(1024-512),
compared with CA-SCL decoding with list size L ∈ {2, 4, 8}.
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SCL-L4 to get equivalent FER.
In Fig.6, the decoding latency of our proposed decoding
algorithm is evaluated, with respect to that of SCF, PSCF and
DSCF. In this comparison, we use the clock cycles as the
measurement, instead of the average number of attempts, since
the adopting of pipeline architecture. The decoding latency of
the SC decoder and the SCL decoder measured as that does in
[15] are portrayed as the reference line. The average decoding
latency at each Eb/N0 point is obtained by simulating 1×108
frames. It can be observed that the decoding latency of SCF
is the highest among all SCF based decoders at low Eb/N0
regime, since the absolute value of LLR is not efficient to be
used as the bit-flipping metric. Compared with SCF decoding,
the PSCF decoding has much lower decoding latency, since it
may stop decoding when a partition fails before T iterations.
Our proposed PMA-SCF is about 24% above that of PSCF
with P = 4 at the worst Eb/N0 = 1dB, while it is up to
1.8× faster than that of DSCF. It can also be observed that
the decoding latency of our algorithm degrades quickly as the
Eb/N0 increases, and approaches that of SCL at moderate
Eb/N0. At higher Eb/N0, all SCF based decoding converge
to the decoding latency of SC algorithm.
V. CONCLUSION
In this paper, we propose the PMA-SCF decoding algorithm,
that generates the bit-flipping list according to its bit-flipping
metric and path metric, which provides an effective starting
point to correct more erroneous decisions. The corresponding
pipeline architecture is designed to reduce the decoding la-
tency. We show that the average latency is much lower than
current bit-flipping decoding method at the cost of increased
memory. The simulation results show that our decoding algo-
rithm can provide a performance improvement of up to 0.25dB
at FER of 10−4 compared to SCF decoding, while decode up
to 1.8× faster than DSCF decoding at Eb/N0 = 1dB point.
REFERENCES
[1] E. Arikan, “Channel polarization: A method for constructing capacity-
achieving codes for symmetric binary-input memoryless channels,” IEEE
Transactions on Information Theory, vol. 55, no. 7, pp. 3051–3073,
2008.
[2] M. Support, “Final report of 3GPP TSG RAN WG1 #87 v1.0.0,” Avail-
able: http://www.3gpp.org/ftp/tsg ran/WG1 RL1/TSGR1 88/Docs/R1-
1701552.zip, Feb. 2017, online.
[3] I. Tal and A. Vardy, “List decoding of polar codes,” IEEE Transactions
on Information Theory, vol. 61, no. 5, pp. 2213–2226, 2012.
[4] O. Afisiadis, A. Balatsoukas-Stimming, and A. Burg, “A low-complexity
improved successive cancellation decoder for polar codes,” in 2014 48th
Asilomar Conference on Signals, Systems and Computers, 2014, pp.
2116–2120.
[5] P. Giard and A. Burg, “Fast-SSC-flip decoding of polar codes,” in 2018
IEEE Wireless Communications and Networking Conference Workshops
(WCNCW), April 2018, pp. 73–77.
[6] C. Condo, F. Ercan, and W. J. Gross, “Improved successive cancellation
flip decoding of polar codes based on error distribution,” in 2018
IEEE Wireless Communications and Networking Conference Workshops
(WCNCW), 2018, pp. 19–24.
[7] F. Ercan, C. Condo, and W. J. Gross, “Improved bit-flipping algo-
rithm for successive cancellation decoding of polar codes,” CoRR, vol.
abs/1808.03616, 2018.
[8] F. Ercan, C. Condo, S. A. Hashemi, and W. J. Gross, “Partitioned
successive-cancellation flip decoding of polar codes,” CoRR, vol.
abs/1711.11093, 2017.
[9] Z. Zhang, K. Qin, L. Zhang, H. Zhang, and G. T. Chen, “Progressive
bit-flipping decoding of polar codes over layered critical sets,” in
GLOBECOM 2017 - 2017 IEEE Global Communications Conference,
2017, pp. 1–6.
[10] A. Fazeli, K. Tian, and A. Vardy, “Viterbi-aided successive-cancellation
decoding of polar codes,” in GLOBECOM 2017 - 2017 IEEE Global
Communications Conference, 2017, pp. 1–6.
[11] L. Chandesris, V. Savin, and D. Declercq, “An improved SCFlip decoder
for polar codes,” in 2016 IEEE Global Communications Conference
(GLOBECOM), 2016, pp. 1–6.
[12] ——, “Dynamic-SCFlip decoding of polar codes,” IEEE Transactions
on Communications, vol. 66, no. 6, pp. 2333–2345, 2018.
[13] D. Wu, Y. Li, and Y. Sun, “Construction and block error rate analysis
of polar codes over AWGN channel based on gaussian approximation,”
IEEE Communications Letters, vol. 18, no. 7, pp. 1099–1102, 2014.
[14] A. Balatsoukas-Stimming, M. B. Parizi, and A. Burg, “LLR-based
successive cancellation list decoding of polar codes,” IEEE Transactions
on Signal Processing, vol. 63, no. 19, pp. 5165–5179, 2014.
[15] P. Giard, A. Balatsoukas-Stimming, T. C. Mller, A. Bonetti, C. Thibeault,
W. J. Gross, P. Flatresse, and A. Burg, “POLARBEAR: A 28-nm FD-
SOI ASIC for decoding of polar codes,” IEEE Journal on Emerging
and Selected Topics in Circuits and Systems, vol. 7, no. 4, pp. 616–629,
2017.
[16] AFF3CT, “AFF3CT: The first software release,” Available:
http://dx.doi.org/10.5281/zenodo.55668, 2016, online.
